



Dudeck 3-6-11-34-7

1RW

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Applicant(s): Dudeck et al.
Case: 3-6-11-34-7
Serial No.: 10/764,000
Filing Date: January 23, 2004
Group: 2818
Examiner: Unassigned

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Signature: Ken Mason Date: February 10, 2005

Title: Method and Apparatus for Reducing Leakage Current in a Read Only Memory Device Using Transistor Bias

STATUS REQUEST

Commissioner of Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

To date, we have received no communication or official action from the Examiner in charge of the above-identified patent application. Please let us know the status of this case.

Respectfully,

Kevin M. Mason

Kevin M. Mason
Attorney for Applicant(s)
Reg. No. 36,597
Ryan, Mason & Lewis, LLP
1300 Post Road, Suite 205
Fairfield, CT 06824
(203) 255-6560

Date: February 10, 2005